	Type Ref#		Hits	Search Text			
1	BRS	S340	3730	(power same simula\$ same circuits)			
2	BRS	S341	394	(power same simula\$ same circuits) and (peak\$4 same power same circuit)			
3	BRS	S342	29	(power same simula\$ same circuits) and (peak\$4 same power same circuit) and (circuit same derivat\$5)			

	Туре	L#	Hits	Search Text	DBs	Time Stamp	
1	BRS	L1	1006		US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/18 13:36	
2	BRS	L3	1	"716"/\$.ccls. and (peak same circuit same power same derivative)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/18 13:36	
3	BRS	L2		"716"/\$.ccls. and (peak same circuit same power)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/18 13:38	
4	BRS	L4	1950	716/5.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TDB	2006/12/18 13:39	



minimum maximum simulation circuit cycles p

Search

Advanced Scholar Search Scholar Preferences Scholar Help

# Scholar All articles Recent articles Results 1 - 10 of about 24 for minimum maximum simulation circuit c

#### **All Results**

A Hartstein T Antonsen R Campbell T Puzak A Mondelli

## Optimum power/performance pipeline depth - group of 7 »

A Hartstein, TR Puzak - Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual ..., 2003 - ieeexplore.ieee.org

... using IPC degradation factors for adding cycles to critical ... power be just below some maximum value, which ... detailed comparisons of theory and simulation for all ... Cited by 17 - Related Articles - Web Search - BL Direct

## Advances in modeling and simulation of vacuum electronic devices - group of 4 »

TM Antonsen Jr, AA Mondelli, B Levush, JP ... - Proceedings of the IEEE, 1999 ieeexplore.ieee.org

... the design to be realized with fewer test cycles. ... designing and optimizing the interaction circuit, the electron gun ... et al.: ADVANCES IN MODELING AND SIMULATION ...

Cited by 22 - Related Articles - Web Search - BL Direct

## The optimum pipeline depth considering both power and performance

A Hartstein, TR Puzak - ACM Transactions on Architecture and Code Optimization (TACO ..., 2004 - portal.acm.org

... that the power be just below some maximum value, which ... to perform detailed

of theory and simulation for all ... where the cycle time, t s , is split up ... Cited by 1 - Related Articles - Web Search

# A Two-Dimensional Multispecies Fluid Model of the Plasma in an AC Plasma Display Panel - group of 3 »

RB Campbell, R Veerasingam, RT McGrath - IEEE TRANSACTIONS ON PLASMA SCIENCE, 1995 - ieeexplore.ieee.org

... the orderings can change during the discharge cycle ... the surface charge density, external circuit, and electrostatic ... of the computation time in any simulation. ... Cited by 33 - Related Articles - Web Search

## [PS] A Microarchitecture for High-speed, Resource-limited, Superscalar Microprocessor

TD Basso - eecs.umich.edu

... driven simulation of the Spec95 integer benchmark suite will be ... be mounted on a

circuit board configured ... are attempting to exploit the maximum, or peak ... Cited by 1 - Related Articles - View as HTML - Web Search

## **POWER ESTIMATION AND POWER OPTIMIZATION POLICIES FOR** PROCESSOR-BASED SYSTEMS

JLA Rodrigo - Isi.die.upm.es

... the registers while reducing the power consumption to a minimum. ... the general trend is for maximum processor power ... due to the lack of simulation information at ... Related Articles - View as HTML - Web Search

# A Cell-Sparing Electric Field Stimulation Technique for High-Throughput

Screening of Voltage-Gated ... - group of 3 »

RM Bugianesi, PR Augustine, K Azer; C Dufresne, J ... - ASSAY and Drug Development Technologies, 2006 - liebertonline.com

... The simulation is with 1 V applied via the non ... This circuit was configured as an "Improved Howland Current Pump ... frequency of 0.5-100 Hz for 1-1000 cycles ... Related Articles - Web Search - BL Direct

A new CCD designed for curvature wavefront sensing - group of 2 » JW Beletic, RJ Dorn, T Craven-Bartle, B Burke - Optical Detectors for Astronomy II, Kluwer Academic ..., 2000 - eso.org

... Simulation parameters: 0.66 arc sec seeing (at 500 nm ... If the maximum amplitude of the membrane vibration is ... kHz membrane frequency with the minimum focal length ... Cited by 4 - Related Articles - View as HTML - Web Search - BL Direct

гвоокт The Designer's Guide to High-Purity Oscillators - group of 2 » EE Hegazi, J Rael, AA Abidi - 2004 - books.google.com ... 11 .2 Device Limitations on Maximum Swing ... utilized yet we tried to keep that to the minimum necessary. ... [2] KS Kundert, "Introduction to RF simulation and its ... Cited by 4 - Related Articles - Web Search - Library Search

## REAL-TIME SENSING OF FATIGUE CRACK DAMAGE FOR INFORMATION-BASED DECISION AND CONTROL

E Keller - 2001 - etda.libraries.psu.edu

... Figure 3-7 Peak value of ultrasonic signal Specimen Sk. ... 35 Time in units of 200

demonstrated by simulation the benefits of an optimal open loop control ... Cited by 3 - Related Articles - View as HTML - Web Search

Google

Result Page:

minimum maximum simulation circu Search

Google Home - About Google - About Google Scholar

@2006 Google



simulation circuit cycles peak average power "

Advanced Scholar Search Scholar Preferences

Scholar All articles Recent articles Results 1 - 10 of about 3,700 for simulation circuit cycles peak average

### **All Results**

Simulation and optimization of the power distribution network in VLSI circuits

D Brooks

L Benini

A Hajimiri

P Bose

S Schuster

- group of 9 »

G Bai, S Bobba, IN Hajj... - Proc. International Conference on Computer-Aided Design, 2000

- doi.ieeecomputersociety.org

... sensitivity based decoupling capacitance optimization for this circuit ... a node by time-domain simulation of the ... cell for different number of cycles using the ...

Cited by 35 - Related Articles - Web Search - BL Direct

## Microarchitectural simulation and control of di/dt-induced power supply voltage variation - group of 7 »

E Grochowski, D Ayers, V Tiwari - High-Performance Computer Architecture, 2002.

Proceedings. ..., 2002 - ieeexplore.ieee.org

... MHz) components caused by the circuit board, connector ... distribution network (approximately 25 clock cycles in figure 2 ... algorithm used by the simulator to compute ... Cited by 21 - Related Articles - Web Search

## Power-aware microarchitecture: design and modeling challenges fornextgeneration microprocessors - group of 14 »

DM Brooks, P Bose, SE Schuster, H Jacobson, PN ... - Micro, IEEE, 2000 ieeexplore.ieee.org

... that we can use clock-gating techniques at the circuit level (for exam ... of the key functional units, based on a detailed, cycle-accurate simulation of a ... Cited by 117 - Related Articles - Web Search - BL Direct

# Electrothermal simulation of an IGBT PWM inverter - group of 4 »

HA Mantooth, AR Hefner Jr, A Inc, OR Beaverton - Power Electronics, IEEE Transactions on, 1997 - ieeexplore.ieee.org

... the dissipated power over a complete 60-Hz cycle. ... condition for another full electrothermal simulation in Step 1 ... were required for this circuit to determine ... Cited by 21 - Related Articles - Web Search - BL Direct

# Power-sensitive multithreaded architecture - group of 10 »

JS Seng, DM Tullsen, GZN Cai - International Conference on Computer Design, 2000 doi.ieeecs.org

... coarse assumption that the general circuit makeup of ... threshold values are fixed throughout a given simulation. ... threads that are selected each cycle to attempt ... Cited by 60 - Related Articles - Web Search

## Adaptive piezoelectric energy harvesting circuit for wireless remote power supply - group of 3 »

GK Ottman, HF Hofmann, AC Bhatt, GA Lesieutre - Power Electronics, IEEE Transactions on, 2002 - ieeexplore.ieee.org

... controller allows the energy harvesting circuit to be ... the remainder of the half-cycle, the interval . ... methods to the design and simulation of electromechanical ... Cited by 44 - Related Articles - Web Search - BL Direct

... dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic ... - group of 15 »

S Martin, K Flautner, T Mudge, D Blaauw - Proc. ICCAD, 2002 - doi.ieeecomputersociety.org ... V dd and -V bs as generated by SPICE **simulation**. ... 9), the total energy consumed per **cycle**, E cyc ... also energy required in switching the **circuit** between varying ... Cited by 54 - Related Articles - Web Search - BL Direct

Peak power tracking in parallel connected convertors - group of 5 » K Siri, VA Caliskan, CQ Lee - Circuits, Devices and Systems, IEE Proceedings G, 1993 - ieeexplore.ieee.org

... tracking is nonlinear because the control **circuit** has to ... objective is to reduce the limit **cycle** amplitude as ... the system is operated at the **peak power** condition ... Cited by 4 - Related Articles - Web Search - BL Direct

Application of switched-circuit simulators in power electronicsdesign - group of 2 »

VJ Thottuvelil, FS Tsai, D Moore - Applied **Power** Electronics Conference and Exposition, 1993. ..., 1993 - ieeexplore.ieee.org

... over hundreds or thousands of switching cycles. ... and limitations of switched-circuit simulation technology and ... models in switched-circuit simulators makes them ... Cited by 3 - Related Articles - Web Search

On the use of microarchitecture-driven dynamic voltage scaling - group of 5 »

D Marculescu - Workshop on Complexity-Effective Design, 2000 - ece.cmu.edu
... purpose of reporting the results, the **simulator** was run ... During each **cycle**, if the module does useful work ... rise/fall times, the short **circuit** component becomes ...

Cited by 38 - Related Articles - View as HTML - Web Search

Gooooooogle >

Result Page:

1 2 3 4 5 6 7 8 9 10

<u>Next</u>

simulation circuit cycles peak averag 🖁

Search

Google Home - About Google - About Google Scholar

©2006 Google



Home | Login | Logout | Access Information | Alerts |

#### Welcome United States Patent and Trademark Office

SEARCH

□ Abstract · BROWSE

IEEE XPLORE GUIDE

**⊠**e-mail

# ◆ View TOC

The AbstractPlus record may not be viewed.

You are viewing the Abstract record because the article you selected is not part of your subscription.

#### You must log in to access:

- · Advanced or Author Search
- · CrossRef Search
- AbstractPlus Records
- Full Text PDF
- Full Text HTML

### Login

Username
Password

» Forgot your password?

Please remember to log out when you have finished your session.

#### Access this document

Full Text: <u>PDF</u> (564 KB)

- » Buy this document now
- » Learn more about purchasing articles
- » Learn more about purchasing standards

Download this citation Available to subscribers and IEEE members.

◆ View TOC | Back to top ▲

## Peak power tracking in parallel connected convertors

Siri, K. Caliskan, V.A. Lee, C.Q. Electron. Res. Lab., Illinois Univ., Chicago, IL;

This paper appears in: Circuits, Devices and Systems, IEE Proceedings G

Publication Date: Apr 1993 Volume: 140, Issue: 2 On page(s): 106-116 ISSN: 0956-3768 References Cited: 7 CODEN: IPGSEB

INSPEC Accession Number: 4397694 Posted online: 2002-08-06 18:41:32.0

#### **Abstract**

A control scheme for parallel connected convertor systems, which will transfer the maximum as from a nonideal voltage source, is presented. Monitoring the rates of change in both the average and average input power from the source, the proposed control method can dynamically regular convertor system to track the peak power point of the source. The amplitude and frequency of due to a limit cycle around the system peak power point is analysed. To improve the system of reliability, the central limit distribution control is incorporated into the proposed scheme to unifo supplied power among the parallel connected convertors

#### Index Terms

Available to subscribers and IEEE members.

#### References

Available to subscribers and IEEE members.

#### **Citing Documents**

Available to subscribers and IEEE members.

indexed by
inspec°

Help Contact Us Privacy &:

© Copyright 2006 IEEE –



Home | Login | Logout | Access Information | Alerts |

/ / RELEASE 2.1				TOTO CITICO		!!	51110	_	•	
Search Res	sults		BROWSE SI			SEARCH	IEEE XPLORE GUIDE			
Your search	"((hsiao <and>rud h matched 10 of 14 h of 100 results are</and>	43568 docume	nts.	·	elevance in C	Descending ord	er.		<b>⊠</b> e-mail	
» Search O	ptions					•				
View Session History  New Search			Modify Search							
			((hsiao <and>rudnick<and>patel)<in>metadata)  Search</in></and></and>							
			Check to search only within this results set							
» Key			isplay	Format: 6	Citation C	Citation & Abs	stract			
IEEE JNL	IEEE Journal or Magazine	ر	view selected items  Select All Deselect All							
IEE JNL	IEE Journal or Maga									
IEEE CNF	IEEE Conference Proceeding		1.	Application of	genetically	engineered fin	ite-state-r	machine seq	uences to s	
IEE CNF	IEE Conference Proceeding		Hsiao, M.S.; Rudnick, E.M.; Patel, J.H.; <u>Computer-Aided Design of Integrated Circuits and Systems, IEE</u>							
IEEE STD	IEEE Standard			Volume 17, Iss	sue 3, Marcl	h 1998 Page(s): 1109/43.700722			114110401011	
			·	AbstractPlus   I		Full Text: PDF(	368 KB)	IEEE JNL		
			2.	Digital Object I	udnick, E.M. EE Transacti sue 3, Marci dentifier 10.1 References	Patel, J.H.;	311 - 322		ectors	
			3.	Volume 8, Issu Digital Object le	udnick, E.M. ale Integratio ue 4, Aug. 2 dentifier 10.1 References		ns, IEEE T 5 - 439	ransactions c		
			<b>4.</b>	Partial scan s Hsiao, M.S.; Sa VLSI Design, 1 4-7 Jan. 1998 I Digital Object I	election bas aund, G.S.; F 998. Procee Page(s):174 dentifier 10.1 Full Text: <u>PC</u>	Rudnick, E.M.; P dings., 1998 Ele	atel, J.H.; eventh Inte	-	_	
		E	5.	K2: an estima Hsiao, M.S.; R Low Power Ele	udnick, E.M.				rnational Sy	

18-20 Aug 1997 Page(s):178 - 183

AbstractPlus | Full Text: PDF(752 KB) IEEE CNF Rights and Permissions 6. Sequential circuit test generation using dynamic state traversal Hsiao, M.S.; Rudnick, E.M.; Patel, J.H.; European Design and Test Conference, 1997. ED&TC 97. Proceedings 17-20 March 1997 Page(s):22 - 28 Digital Object Identifier 10.1109/EDTC.1997.582325 AbstractPlus | Full Text: PDF(736 KB) IEEE CNF Rights and Permissions  $\Box$ 7. Parallel genetic algorithms for simulation-based sequential circuit test ge Krishnaswamy, D.; Hsiao, M.S.; Saxena, V.; Rudnick, E.M.; Patel, J.H.; Banerj VLSI Design, 1997. Proceedings., Tenth International Conference on 4-7 Jan. 1997 Page(s):475 - 481 Digital Object Identifier 10.1109/ICVD.1997.568180 AbstractPlus | Full Text: PDF(712 KB) | IEEE CNF Rights and Permissions 8. Effects of delay models on peak power estimation of VLSI sequential circ Hsiao, M.S.; Rudnick, E.M.; Patel, J.H.; Computer-Aided Design, 1997. Digest of Technical Papers., 1997 IEEE/ACM I Conference on 9-13 Nov. 1997 Page(s):45 - 51 Digital Object Identifier 10.1109/ICCAD.1997.643360 AbstractPlus | Full Text: PDF(768 KB) IEEE CNF Rights and Permissions 9. Automatic test generation using genetically-engineered distinguishing se  $\Box$ Hsiao, M.S.; Rudnick, E.M.; Patel, J.H.; VLSI Test Symposium, 1996., Proceedings of 14th 28 April-1 May 1996 Page(s):216 - 223 Digital Object Identifier 10.1109/VTEST.1996.510860 AbstractPlus | Full Text: PDF(792 KB) | IEEE CNF Rights and Permissions 10. Alternating strategies for sequential circuit ATPG Hsiao, M.S.; Rudnick, E.M.; Patel, J.H.; European Design and Test Conference, 1996. ED&TC 96. Proceedings 11-14 March 1996 Page(s):368 - 374 Digital Object Identifier 10.1109/EDTC.1996.494327 AbstractPlus | Full Text: PDF(612 KB) IEEE CNF Rights and Permissions

Indexed by Inspec®

Help Contact Us Privacy &:

© Copyright 2006 IEEE -